

## REMARKS

In the Office Action, the Examiner rejected claims 1, 4-6, 9-18, 21-24 under 35 USC § 112 and claims 1, 4-6, 9-11, 13-18 and 21-24 under 35 USC § 103. These rejections are fully traversed below.

Claims 1, 4-6, 9-20 and 21-24 are pending in the application. Reconsideration of the application is respectfully requested based on the following remarks.

### *ISSUES UNDER 35 USC 112(1)*

**Claims 1, 4-6, 9-18, 21-24 have been rejected under 35 USC 112, first paragraph as containing subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.**

The Examiner asserted that the limitation “without performing any intervening processing steps between the etching and removal steps”, which was introduced in the previous amendment, is a negative limitation that does not appear in the instant specification. The Examiner further stated that negative limitations which do not appear in the specification as originally filed and which introduce new concepts violate the description requirement of 35 USC 112, first paragraph, Ex parte Grasselli.

While the above mentioned claim limitation may not appear in the specification in its present form, it should be emphasized that it does indeed have a basis in the original disclosure and thus it does not introduce new concepts. In particular, support for this limitation may be found in the written description of Fig. 2 found on pages 7 and 8. As shown in this description, the wafer is received (step 202), unwanted particles are removed from the backside of the wafer (step 204), and thereafter a processing task is performed on the wafer (step 206). No other processing tasks (e.g., intervening processing steps) are performed between the receiving step (202) and the processing step (206). As such, no processing tasks (e.g., intervening processing steps) can be performed between the removal step (204) and processing step (206) since the removal step occurs between the receiving and processing steps (202 and 206). Support for this can be found on pages 7 and 8, which reads, “The procedure 200 begins at step 202 where a

not necessary to place a wafer on the chuck surf.

wafer is received by an operator or by a machine. The wafer is generally received for a specific processing task (e.g., step 206). By specific processing task, it is meant that the processing task is the **next task** (emphasis added) in a sequence of tasks used to process the wafer (lines 2-7)...After receiving the wafer, the process flow proceeds to step 204 where unwanted particles are removed from the backside of the wafer (lines 19-20)...After the unwanted particles have been removed from the backside of the wafer, the process flow proceeds to step 206 where a processing task is performed on the process side of the wafer (lines 13-15)." As should be appreciated, by being the **next** task in a sequence of tasks, no other processing tasks (e.g., intervening processing steps) are performed between the removal and processing steps. Furthermore, support for the processing task being an etching step can be found on page 8, lines 22-23, "...the processing task may include etching..." Accordingly, the rejection should be withdrawn.

It should be noted that similar support for the above mentioned limitation can be found on page 10 lines 19-21 which reads, "After the backside is rinsed and dried, the wafer W is transferred from the cleaning module 302, to the processing module 304 via a transfer mechanism," and further lines 24-27 which reads, "Referring now to the processing module 304, the processing module 304 is generally arranged for performing processing tasks on the process side 308 of the wafer, W. By way of example, the processing module may be arranged for etching..." Additional support can be found on page 13 line 19, which reads, "The wafer is generally received for the **next** processing step," and page 17, lines 25-26, which reads, "The wafers are generally received for the **next** processing step (e.g., step 622)." Support can also be found on page 17, lines 7-8, which reads, "The cleaning module 510 is arranged for cleaning the backside of the wafer W before loading the wafer into one of the processing modules 508."

When reviewing the above, the Examiner is reminded of MPEP 2163.04 which reads, "The examiner has the initial burden of presenting by a **preponderance of evidence** why a person skilled in the art would not recognize in an applicants disclosure a description of the invention defined by the claims. Wertheim, 541 F.2d at 263, 191 USPQ at 97.

With regards to using the transitional phrase "comprising", the Applicant respectfully disagrees with the Examiners assertion that "comprising" makes the limitation "without performing any intervening processing steps between the etching and removal steps" meaningless since the word "comprising" permits the introduction of any process steps.

“Comprising” is the term of art used in claim language which means the named elements are essential, but other elements may be added and still form a construct within the scope of the claim. See *Genetech, Inc. v Chiron Corp.*, 112 F.3d 495, 501, 42 USPQ2d 1608, 1613 (Fed. Cir. 1997). In the claims, the essential element is that no intervening processing steps are performed between the etching and removal steps. This element does not limit the addition of other elements. For example, other processing steps may be performed before the removal steps. Furthermore, other non processing steps may be performed between the etching and removal steps (e.g., placing the wafer on a chucking surface).

As shown above, this is not a new matter situation as indicated by the Examiner in the outstanding office action.

#### ***ISSUES UNDER 35 USC 102(b)***

**Claims 5, 6, 9, 10, 14 and 15 have been rejected under 35 U.S.C. §102(b) as being anticipated by *La et al.* (U.S. Patent No. 6,136,510).**

In contrast to *La*, claim 5 (and its dependents) specifically requires, “...etching the process side of the wafer in the processing module without performing any intervening processing steps between the steps of cleaning the backside of the wafer and etching the process side of the wafer...”. While *La* may disclose scrubbing and an etching step, *La* also discloses performing an **intervening** photolithographic technique between the scrubbing and etching steps. Scrubbing does **not** occur between the photolithographic technique and the etching step. *La* repeatedly states, double sided scrubbing is conducted preferably immediately prior to forming a photomask, to remove particulate contaminants from the backside of the wafer thereby significantly improving the accuracy of the photolithographic technique employing the photomask (see for example Col. 4, lines 25-29, Col. 4, lines 43-48). As should be appreciated, *La* addresses the problem of photolithographic failure and thus scrubbing occurs prior to the photolithographic technique not prior to an etching technique as required by claim 5.

In the embodiments where *La* includes etching steps, *La* states, “a conductive pattern is formed on the dielectric layer and a second dielectric layer is deposited on the conductive pattern. Double-sided wafer scrubbing is performed, preferably immediately subsequent to depositing the second dielectric layer and/or immediately before forming a photoresist mask on

the second dielectric layer. The photoresist mask is typically formed by depositing a layer of photoresist material and performing any of various conventional photolithographic techniques. The second dielectric layer is then etched through the photoresist mask to form a through hole...(Col. 5, lines 16-25),” and “a dielectric layer is deposited on the frontside of a semiconductor wafer and double sided scrubbing is performed, preferably immediately thereafter. A photoresist material is then deposited on the dielectric layer, preferably immediately after double sided wafer scrubbing and a photoresist mask is formed defining a conductive pattern...The underlying dielectric layer is then etched through the photoresist mask to form a plurality of trenches...(Col. 5, lines 32-45).” Again, *La* teaches performing intervening processing steps (e.g., photolithographic technique) between the etching and scrubbing steps. This goes against the limitation of claim 1 described above.

In fact, because of this one may argue that *La* teaches away from the above mentioned limitations. As stated in the specification of the present invention, on page 2, lines 27-30, “...with regards to trapped particles, the particles may be dust, polymer deposits and/or excess photoresist that has accumulated or collected on the backside of the wafer and/or top surface of the chuck during prior processing steps and/or transfers.” In the sequence of *La*, excess photoresist may adhere to the backside of the wafer between the scrubbing and etching steps since the photolithographic technique occurs therebetween. This excess photoresist may lead to problems, which the present invention is trying to prevent by excluding intervening steps between the cleaning and etching steps (e.g., maintaining the desired relationship between the backside of the wafer and the top surface of the chuck). Accordingly, the rejection is unsupported by the art and should be withdrawn.

Also in contrast to *La*, claim 5 (and its dependents) specifically requires, “...wherein only the backside of the wafer is cleaned in the semi dry cleaning module so as not to damage the process side of the wafer...” While *La* may disclose scrubbing the backside of the wafer, *La* does not teach or suggest scrubbing only the backside of the wafer. In *La*, both sides of the wafer are scrubbed. *La* repeatedly states that his invention comprises a less severe and more cost effective solution for reducing photolithographic failures by performing a double-sided scrubbing operation using conventional in place equipment. For example, *La* states, “The present invention addresses and solves the problem in a cost effective and efficient manner, preferably by utilizing existing production equipment. The solution ...resides in scrubbing the backside of the wafer preferably by performing a double sided scrubbing operation at strategic

times...(Col. 3. lines 41-48).” See also Col. 3, lines 59-62, where *La* teaches away from CMP of the wafer backside by expressly stating that a double sided scrubbing operation is performed.

The Examiner asserted that *La* teaches “only backside scrubbing” in Col. 4 lines 1-6. The Applicant respectfully disagrees. *La* is simply further describing the backside scrubbing operation of a double sided scrubbing operation. This can be seen in the way the section is written. First, *La* states, “The present invention comprises a less severe and more cost effective solution...by performing a double sided scrubbing operation...Col. 3, lines 59-62.” Double sided scrubbing is defined to include both front and backside scrubbing. Immediately thereafter in Col. 4 lines 1-6, *La* further defines what is meant by backside scrubbing when he states “...backside scrubbing is effected by processing only the backside of the wafer by a scrubbing operation...” *La* is not teaching or suggesting that backside scrubbing be performed without front side scrubbing. This goes against what is being taught throughout *La* via double sided scrubbing. This language simply implies that backside scrubbing, not scrubbing in general, is only performed on the backside of the wafer. The term “only” is being used to define backside scrubbing, it is not being used to exclude front side scrubbing. This phrase simply does not exclude front side scrubbing from the overall scrubbing operation as is required by claims 5 (it only further defines what is meant by backside scrubbing). Taken in context with the aim of the invention in *La* (e.g., double sided scrubbing), one would not think that this is precluding front side scrubbing. If *La* was in fact describing a different embodiment (e.g., other than double sided scrubbing), then “backside scrubbing” should have been replaced with “scrubbing.” Accordingly, the rejection is unsupported by the art and should be withdrawn.

Although the rejections to the dependent claims 6, 9, 10, 14 and 15 should be withdrawn for at least the reasons as above, it should be noted that they offer additional language that is unsupported by the art.

#### ***ISSUES UNDER 35 USC 103(a)***

**Claims 1, 4, 11, 12, 16-18 have been rejected under 35 U.S.C. §103(a) as being unpatentable over *La et al.* (U.S. Patent No. 6,136,510) in view of *Guo et al.* (U.S. Patent No. 6,251,759).**

*Guo* does not overcome the deficiencies of *La*. That is, while *La* may disclose scrubbing and etching steps and *Guo* may disclose process chambers and preclean chambers, neither reference teaches or suggests “etching the process side of the wafer...without performing any intervening processing steps between etching and removal steps,” as required by claim 1 (and its dependents), and “...etching the process side of the wafer in the processing module without performing any intervening processing steps between the steps of cleaning the backside of the wafer and etching the process side of the wafer...” as required by claim 5 from which claim 11, 12 and 16-18 depend. See arguments above with regards to *La*. With regards to *Guo*, *Gou* is completely silent to etching and removal steps. The most that can be said is that *Gou* discloses depositing copper using metallization or sputtering techniques and including preclean chambers. *Guo* does not describe the preclean chambers in any detail. Accordingly, the rejection is unsupported by the art and should be withdrawn.

Also in contrast to *La* and *Guo*, claim 5 (from which claims 11, 12 and 16-18 depend) specifically requires, “...wherein only the backside of the wafer is cleaned in the cleaning module so as not to damage the process side of the wafer...” With regards to *Guo*, *Guo* is silent to cleaning the backside of the wafer. In *La*, both sides of the wafer are scrubbed (see arguments above). Accordingly, the rejection is unsupported by the art and should be withdrawn.

**Claims 1, 4, 11, 13 and 16-18 have been rejected under 35 U.S.C. §103(a) as being unpatentable over *La et al.* (U.S. Patent No. 6,136,510) in view of *Loan et al.* (U.S. Patent No. 6,136,725).**

*Loan* does not overcome the deficiencies of *La*. That is, neither reference teaches or suggests, “etching the process side of the wafer...without performing any intervening processing steps between etching and removal steps,” as required by claim 1, “...etching the process side of the wafer in the processing module without performing any intervening processing steps between the steps of cleaning the backside of the wafer and etching the process side of the wafer...” as required by claim 5 from which claims 11, 13 and 16-18 depend, and further, “...wherein only the backside of the wafer is cleaned in the cleaning module so as not to damage the process side of the wafer...” as required by claim 5 from which claims 11, 13 and 16-18 depend. With regards to *La*, see arguments made above. With regards to *Loan*, *Loan* is directed at deposition rather than etching and further does not teach or suggest sequential cleaning steps associated with a wafer. Accordingly, the rejection is unsupported by the art and should be withdrawn.

**Claim 21-24 have been rejected under 35 U.S.C. §103(a) as being unpatentable over *La* in view of *Hiatt* (U.S. 5,966,635) and in further view of *Fukasawa* (U.S. 5 310,453).**

The rejection should be withdrawn for at least the reasons given above (e.g., claim 21 has similar limitation to claims 1 and 5). That is, none of the references teach or suggest “providing a cleaning module for cleaning the backside of the wafer and a plasma reactor for performing an etching task...removing the wafer from the cleaning module and thereafter introducing the wafer into the process chamber of the plasma reactor without performing any intervening processing steps therebetween...” or “...wherein only the backside is cleaned so as not to damage the process side of the wafer...” as required by claim 21. See argument above with regards to *La*. *Hiatt* and *Fukasawa* do not overcome the deficiencies of *La*. *Hiatt* and *Fukasawa* fail to disclose removing residual material from a wafer. The most that can be said is that *Hiatt* discloses applying a solvent to the surface of a chuck to remove residual material that adheres to the surface of the chuck. Accordingly, the rejection is unsupported by the art and should be withdrawn.

Although the rejections to the dependent claims 22-24 should be withdrawn for at least the reasons as above, it should be noted that they offer additional language that is unsupported by the art.

**SUMMARY**

Applicant believes that all pending claims are allowable and respectfully requests a Notice of Allowance for this application from the Examiner. Should the Examiner believe that a telephone conference would expedite the prosecution of this application, the undersigned can be reached at the telephone number set out below.

Respectfully submitted,  
BEYER WEAVER & THOMAS, LLP

A handwritten signature in black ink, appearing to read "Quin C. Hoellwarth". The signature is fluid and cursive, with a large initial "Q" and a stylized "H".

Quin C. Hoellwarth  
Reg. No. 45, 738

P.O. Box 778  
Berkeley, CA 94704-0778  
(650) 961-8300